Searching for "Formal Verification of Synthesized Analog Designs." – sorted by Relevance.

Order by: Citations | Year (Descending) | Year (Ascending) | Recency

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB

1 documents found, showing 1 through 1.

Formal Verification of Synthesized Analog Designs
by Abhijit Ghosh, Ranga Vemuri, Dr. Ranga Vemuri — 1999 — In: International Conference on Computer Design
…Formal Verification of Synthesized Analog Designs Abhijit Ghosh and Ranga Vemuri Address…
Cited by 4 (0 self) – Add To MetaCart

Showing 1 through 1.

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB