MetaCart Sign in to MyCiteSeerX

Documents
Authors
Tables !

Searching for "Floorplan and Placement." – sorted by Relevance.

Order by: Citations | Year (Descending) | Year (Ascending) | Recency

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB

154 documents found, showing 1 through 10. Next 10 →

ATOM

Multilevel Floorplanning/Placement for Large-Scale Modules using B*-trees
by Hsun-cheng Lee, Yao-wen Chang, Jer-ming Hsu, Hannah H. Yang — 2003 — Proc. DAC
…Multilevel Floorplanning/Placement for Large-Scale Modules Using B*-trees £ Hsun-Cheng Lee , Yao…
Cited by 10 (5 self) – Add To MetaCart

MB*-tree: a multilevel floorplanner for large-scale buildingmodule design
by Hsun-cheng Lee, Yao-wen Chang, Hannah Honghua Yang — 2007 — journal = tcad, volume = 26, number
… an agglomeratively multilevel floorplanning/placement framework based on the B ∗ -tree representation called MB…
Cited by 2 (1 self) – Add To MetaCart

Corner Sequence—A P-Admissible Floorplan Representation With a Worst Case Linear-Time Packing
by Jai-ming Lin, Yao-wen Chang, Shih-ping Lin
…, Yao-Wen Chang, Member, IEEE, and Shih-Ping Lin Abstract—Floorplanning/placement allocates a set…
Add To MetaCart

Decoupling Capacitance Allocation for Power Supply Noise Suppression
by Shiyou Zhao, Kaushik Roy, Cheng-Kok Koh — 2001 — In Proc. International Symposium on Physical Design
… is used to maximize the allocation of the existing white space in the floorplan for the placement…
Cited by 9 (1 self) – Add To MetaCart

EverQuest End User License Agreement, http: //eqlive.station.sony.com/support/customer_ service/cs_EULA.jsp
by David Z. Pan, Martin D. F. Wong — 2003 — in Proc. In. Conf. on Integrated Circuit Design and Technology
…-via aware routing, to CMP aware floorplanning and placement, and show their promises. I. INTRODUCTION…
Cited by 1 (1 self) – Add To MetaCart

Decoupling Capacitance Allocation for Power Supply
by Noise Suppression Shiyou, Shiyou Zhao, Kaushik Roy, Cheng-kok Koh — 2001 — In Proc. International Symposium on Physical Design
… of the existing white space in the floorplan for the placement of decoupling capacitors. An incremental heuristic…
Add To MetaCart

Arbitrary Convex and Concave Rectilinear Module Packing Using TCG
by Jai-Ming Lin Hsin-Lung, Jai-ming Lin, Hsin-lung Chen, Yao-wen Chang — 2002 — in Proc. DATE, 2002
… representation for floorplanning/placement with arbitrary rectilinear modules. We first partition a rectilinear…
Add To MetaCart

Towards Synthetic Benchmark Circuits For Evaluating Timing-Driven Cad Tools
by Dirk Stroobandt, Peter Verplaetse, Jan Van Campenhout — 1999 — In Proc. of the 1999 Intl. Symp. on Physical Design
…-tools for partitioning, floorplanning, placement, and routing of digital circuits, a huge amount of benchmark circuits…
Cited by 4 (1 self) – Add To MetaCart

Probabilistic congestion prediction with partial blockages
by Zhuo Li, Charles J. Alpert, Stephen T. Quay, Sachin Sapatnekar, Weiping Shi — in Proc. of ISQED 2007
…— Fast and accurate routing congestion estimation is essential for optimizations such as floorplanning…
Cited by 2 (0 self) – Add To MetaCart

Partial Functional Manipulation Based Wirelength Minimization
by Avijit Dutta, David Z. Pan
… the wirelength of a floorplan/placement solution without changing the chip area, In a recent work [Hao 05…
Add To MetaCart

Showing 1 through 10. Next 10 →

ATOM

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB