Searching for "Fault Tolerant CMOS Logic Using Ternary Gates." – sorted by Relevance.

Order by: Citations | Year (Descending) | Year (Ascending) | Recency

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB

2 documents found, showing 1 through 2.

Fault Tolerant CMOS Logic using Ternary Gates
by Yngvar Berg, Rene Jensen, Johannes Lomsdalen, Henning Gundersen, Snorre Aunet — 2007 — Proceedings IEEE 37th International Symposium on Multiple-Valued Logic
…Fault tolerant CMOS logic using ternary gates. Yngvar Berg, Rene Jensen, Johannes Lomsdalen…
Cited by 1 (1 self) – Add To MetaCart

ASPECTS OF BALANCED TERNARY ARITHMETICS IMPLEMENTED USING CMOS RECHARGED SEMI-FLOATING GATE DEVICES
by Henning Gundersen, Henning Gundersen — 2008
… is presented in Chapter 4. PAPER VI: Fault Tolerant CMOS Logic Using Ternary Gates This paper…
Add To MetaCart

Showing 1 through 2.

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB