Searching for "FPGA interconnect design using logical effort." – sorted by Relevance.

Order by: Citations | Year (Descending) | Year (Ascending) | Recency

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB

1 documents found, showing 1 through 1.

FPGA INTERCONNECT DESIGN USING LOGICAL EFFORT
by Haile Yu, Yuk Hei Chan, Philip H. W. Leong
…FPGA INTERCONNECT DESIGN USING LOGICAL EFFORT ABSTRACT Logical effort (LE) is a linear technique…
Add To MetaCart

Showing 1 through 1.

Try your query at: Scholar | Yahoo! | Ask | MS Live | CSB