Searching for "FPGA Technology Mapping for Power Minimization." – sorted by Relevance.

Order by: Citations | Year (Descending) | Year (Ascending) | Recency

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB

1 documents found, showing 1 through 1.

LUT-based FPGA technology mapping for power minimization with optimal depth
by Hao Li, Wai-kei Mak, Srinivas Katkoori — 2001 — IEEE Computer Society Workshop on VLSI
…Efficient LUT-Based FPGA Technology Mapping for Power Minimization Abstract- We study…
Cited by 9 (0 self) – Add To MetaCart

Showing 1 through 1.

Try your query at: Scholar | Yahoo! | Ask | MS Live | CSB