Searching for "FPGA Performance Optimization Via Chipwise Placement Considering Process Variations." – sorted by Relevance.

Order by: Citations | Year (Descending) | Year (Ascending) | Recency

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB

1 documents found, showing 1 through 1.

FPGA performance optimization via chipwise placement considering process variations
by Lerong Cheng, Jinjun Xiong, Lei He, Mike Hutton — 2006 — in International Conference on Field-Programmable Logic and Applications
…FPGA PERFORMANCE OPTIMIZATION VIA CHIPWISE PLACEMENT CONSIDERING PROCESS VARIATIONS Lerong Cheng 1…
Cited by 2 (0 self) – Add To MetaCart

Showing 1 through 1.

Try your query at: Scholar | Yahoo! | Ask | MS Live | CSB