Searching for "Exploring Area/Delay Tradeoffs in an AES FPGA Implementation." – sorted by Relevance.

Order by: Citations | Year (Descending) | Year (Ascending) | Recency

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB

1 documents found, showing 1 through 1.

Exploring Area/Delay Tradeoffs in an AES FPGA Implementation
by Joseph Zambreno, David Nguyen, Alok Choudhary — 2004 — In Proceedings of the 14th Annual International Conference on Field-Programmable Logic and Applications (FPL ’04
…Exploring Area/Delay Tradeoffs in an AES FPGA Implementation ⋆ Joseph Zambreno, David Nguyen…
Cited by 6 (2 self) – Add To MetaCart

Showing 1 through 1.

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB