Searching for "Experimental Testing of the Gigabit IPSec-Compliant Implementations of Rijndael and Triple DES Using SLAAC-1V FPGA Accelerator Board." – sorted by Relevance.

Order by: Citations | Year (Descending) | Year (Ascending) | Recency

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB

1 documents found, showing 1 through 1.

Experimental Testing of the Gigabit IPSec-Compliant Implementations of Rijndael and Triple DES
by Pawel Chodowiec, Kris Gaj, Peter Bellows, Brian Schott — 2001 — DES Using SLAAC-1V FPGA Accelerator Board, Proc. Information Security Conference, Malaga
… of the Gigabit IPSec-Compliant Implementations of Rijndael and Triple DES Using SLAAC-1V FPGA Accelerator Board…
Cited by 15 (4 self) – Add To MetaCart

Showing 1 through 1.

Try your query at: Scholar | Yahoo! | Ask | MS Live | CSB