Searching for "Evaluation of a Low-Power Reconfigurable DSP Architecture." – sorted by Relevance.

Order by: Citations | Year (Descending) | Year (Ascending) | Recency

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB

2 documents found, showing 1 through 2.

Evaluation of a low-power reconfigurable DSP architecture
by Arthur Abnous, Katsunori Senoy, Marlene Wan, Jan Rabaey — 1998 — proceedings 5 th Reconfigurable Architectures workshop (RAW’98), March 30
…Evaluation of a Low-Power Reconfigurable DSP Architecture Arthur Abnous, Katsunori Senoy, Yuji…
Cited by 18 (0 self) – Add To MetaCart

Evaluation of a Low-Power Reconfigurable DSP Architecture
by Arthur Abnous Katsunori, Katsunori Senoy, Marlene Wan, Jan Rabaey — 1998 — proceedings 5 th Reconfigurable Architectures workshop (RAW’98), March 30
…Evaluation of a Low-Power Reconfigurable DSP Architecture Arthur Abnous, Katsunori Senoy, Yuji…
Add To MetaCart

Showing 1 through 2.

Try your query at: Scholar | Yahoo! | Ask | MS Live | CSB