Searching for "Efficient Power Co-Estimation Techniques for System-on-Chip Design." – sorted by Relevance.

Order by: Citations | Year (Descending) | Year (Ascending) | Recency

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB

1 documents found, showing 1 through 1.

Efficient Power Co-Estimation Techniques for System-on-Chip Design
by Marcello Lajolo, Politechico Di Torino, Anand Raghunathan, Luciano Lavagno, Sujit Dey — 2000 — in Proc. Design Automation & Test Europe (DATE) Conf
…Efficient Power Co-Estimation Techniques for System-on-Chip Design Marcello Lajolo Politechico di…
Cited by 16 (6 self) – Add To MetaCart

Showing 1 through 1.

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB