Searching for "Effects of delay models on peak power estimation of VLSI sequential circuits." – sorted by Relevance.

Order by: Citations | Year (Descending) | Year (Ascending) | Recency

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB

1 documents found, showing 1 through 1.

Effects of Delay Models on Peak Power Estimation of VLSI Sequential Circuits
by Michael S. Hsiao, Elizabeth M. Rudnick, Janak H. Patel — 1997 — In Proc. International Conference on Computer Aided Design
… power are used in the context of sequential circuits for comparing the effects of delay models…
Cited by 13 (1 self) – Add To MetaCart

Showing 1 through 1.

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB