MetaCart Sign in to MyCiteSeerX

Include Citations | Advanced Search | Help

Disambiguated Search | Include Citations | Advanced Search | Help

Searching for authors named "Dominique Borrione" – sorted by Relevance.

Order by: Citations | Year (Descending) | Year (Ascending) | Recency
Try your query at: Scholar | Yahoo! | Ask | Bing | CSB
Help! 16 documents found, showing 1 through 10. Next 10 →
ATOM RSS
  • A qualitative finite subset of VHDL and its semantics  
  • by David Déharbe, Dominique Borrione
  • …This report gives operational semantics for a subset of VHDL in terms of abstract machines. Restrictions to the VHDL source code are the finiteness of data types, and the absence of quantitative timing informations. The abstract machine of a design unit is built by composition of the abstract machin…
  • Add To MetaCart
  • Symbolic Model Checking of VHDL Design Entities  
  • by David Deharbe, Dominique Borrione — 1993
  • …Model checking is gaining importance in verifying the partial specifications of complex synchronous systems modeled by means of a finite state machine. In this report, we present the principles and a tool for checking their properties in a temporal logic that allows both past and future oriented mod…
  • Add To MetaCart
  • Verification of a cryptographic circuit: SHA-1 using ACL2 ∗  
  • by Diana Toma, Dominique Borrione
  • …Our study was motivated by a cooperative project aiming at the design and verification of a circuit for secure communications between a computer and a terminal smart card reader. A SHA-1 component is included in the circuit. SHA-1 is a cryptographic primive that produces- for any message, a 160 bits…
  • Add To MetaCart
  • Validation of a Parameterized Bus Architecture Model  
  • by Julien Schmaltz, Dominique Borrione — 2003 — Fourth International Workshop on the ACL2 Theorem Prover and Its Applications (ACL2-2003). www.cs.utexas.edu/users/moore/acl2/workshop-2003
  • …In this paper, we present an experiment in the modeling of the AMBA-AHB virtual component and the proof of essential properties to validate the model. We prove the correctness of communications for an arbitrary number of masters and slaves. 1 …
  • Cited by 1 (0 self) – Add To MetaCart
  • A functional approach to the formal specification of networks on chip  
  • by Julien Schmaltz, Dominique Borrione — 2004 — In Proc. Int’l Conference on Formal Methods in ComputerAided Design (FMCAD), volume 3312 of Lecture Notes in Computer Science
  • …Abstract. We present a functional approach, based on the ACL2 logic, for the specification of system on a chip communication architectures. Our decomposition of the communications allows the method to be modular for both system definition and validation. When performed in the context of the ACL2 log…
  • Cited by 2 (1 self) – Add To MetaCart
  • Connection Errors Location and Correction in Combinational Circuits  
  • by Ayman Wahba, Dominique Borrione — 1996 — in Proc. of European Design and Test Conference
  • …We present new diagnostic routines for localizing connection errors in combinational logic circuit designs. Special, diagnosis oriented, test patterns are generated in order to reduce rapidly the suspected area of the circuit where the error lies. The algorithms are implemented and the results obtai…
  • Cited by 5 (1 self) – Add To MetaCart
  • Formal verification of VHDL using VHDL-like ACL2 models  
  • by Dominique Borrione, Philippe Georgelin — 1999 — In Forum on Design Languages (FDL
  • …: When a design reaches the register transfer level, essential architectural decisions have been taken; their validation required extensive simulation of the abstract behavioral specifications. The recognized need for formal verification cannot be met by current automatic equivalence and model check…
  • Cited by 1 (0 self) – Add To MetaCart
  • Semantics of a Verification-Oriented Subset of VHDL  
  • by David Déharbe, Dominique Borrione — 1995 — In CHARME'95, volume 987 of Lecture Notes in Computer Science
  • …. This paper gives operational semantics for a subset of VHDL in terms of abstract machines. Restrictions to the VHDL source code are the finiteness of data types, and the absence of quantitative timing informations. The abstract machine of a design unit is built by composition of the abstract machi…
  • Cited by 4 (1 self) – Add To MetaCart
  • Design Error Diagnosis in Sequential Circuits  
  • by Ayman Wahba, Dominique Borrione — 1995 — Proc. Correct Hardware Design and Verification Methods, CHARME'95, Lecture
  • …. We present a new diagnostic algorithm for localising design errors in sequential circuits. The specification and the implementation may have different number of state variables, and different state encoding. The algorithm is based on the new concept of possible next states describing the possible…
  • Cited by 9 (4 self) – Add To MetaCart
Help! Showing 1 through 10. Next 10 →
ATOM RSS
Try your query at: Scholar | Yahoo! | Ask | Bing | CSB