Searching for "Difficulty of predicting interconnect delay in a timing driven FPGA CAD flow." – sorted by Relevance.

Order by: Citations | Year (Descending) | Year (Ascending) | Recency

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB

1 documents found, showing 1 through 1.

Difficulty of Predicting Interconnect Delay in a Timing Driven FPGA
by Valavan Manohararajah, Gordon R. Chiu, P. Singh, Stephen D. Brown — 2006 — CAD Flow,” Proceedings of the 2006 International Workshop on System Level Interconnect Prediction
…Difficulty of Predicting Interconnect Delay in a Timing Driven FPGA CAD Flow Valavan Manohararajah…
Cited by 1 (1 self) – Add To MetaCart

Showing 1 through 1.

Try your query at: Scholar | Yahoo! | Ask | MS Live | CSB