Searching for "Design and Implementation of the AEGIS Single-Chip Secure Processor Using Physical Random Functions." – sorted by Relevance.

Order by: Citations | Year (Descending) | Year (Ascending) | Recency

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB

1 documents found, showing 1 through 1.

Design and Implementation of the Aegis Single-Chip Secure Processor Using Physical Random Functions
by G. Edward Suh, Charles W. O’donnell, Ishan Sachdev, Srinivas Devadas — 2005 — In Proceedings of the 32 nd Annual International Symposium on Computer Architecture (MIT-CSAIL-CSG-Memo-483 is
…Design and Implementation of the AEGIS Single-Chip Secure Processor Using Physical Random…
Cited by 12 (3 self) – Add To MetaCart

Showing 1 through 1.

Try your query at: Scholar | Yahoo! | Ask | MS Live | CSB