Searching for "Design Space Pruning Through Early Estimations of Area/Delay Tradeoffs for FPGA Implementations." – sorted by Relevance.

Order by: Citations | Year (Descending) | Year (Ascending) | Recency

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB