Searching for authors named "Daniel Gajski" – sorted by Relevance.
103 documents found, showing 1 through 10.
Next 10 →
-
Verify 2003 Keynote Talk System Debugging and Verification: A New Challenge Verify 2003
- … formalization for SoC verification • Conclusions Copyright ©2003 Daniel Gajski, Samar Abdi The presentation…
- Add To MetaCart
-
Datapath Synthesis for a 16-bit Microprocessor
- …Datapath Synthesis for a 16-bit Microprocessor Haobo Yu and Daniel Gajski CECS Technical Report 02…
- Add To MetaCart
-
Channel Mapping in System Level Design
- …Channel Mapping in System Level Design Lukai Cai and Daniel Gajski CECS Technical Report 03-03 Jan…
- Add To MetaCart
-
NISC Modeling and Simulation
- …NISC Modeling and Simulation Mehrdad Reshadi and Daniel Gajski Center for Embedded Computer…
- Add To MetaCart
-
Formal Verification of Specification Partitioning
- …Formal Verification of Specification Partitioning Samar Abdi and Daniel Gajski Technical Report…
- Cited by 4 (2 self) – Add To MetaCart
-
Queue Generation Algorithm for Interface Synthesis
- …Queue Generation Algorithm for Interface Synthesis Dongwan Shin and Daniel Gajski Technical Report…
- Cited by 1 (0 self) – Add To MetaCart
-
Variable Mapping Of System Level Design
- …Variable Mapping of System Level Design Lukai Cai and Daniel Gajski CECS Technical Report 02…
- Cited by 1 (0 self) – Add To MetaCart
-
Scheduling in RTL Design Methodology
- …Scheduling in RTL Design Methodology Dongwan Shin and Daniel Gajski Technical Report CECS-02…
- Cited by 4 (4 self) – Add To MetaCart
-
RTOS Modeling in System Level Synthesis
- …RTOS Modeling in System Level Synthesis Haobo Yu and Daniel Gajski CECS Technical Report 02-25 Aug…
- Cited by 1 (0 self) – Add To MetaCart
-
Custom Processor Design Using NISC: A Case-Study on DCT algorithm
- …Custom Processor Design Using NISC: A Case-Study on DCT algorithm Bita Gorjiara, Daniel Gajski…
- Cited by 2 (1 self) – Add To MetaCart
Showing 1 through 10.
Next 10 →
