Searching for "Constraint-aware robustness insertion for optimal noise-tolerance enhancement in VLSI circuits." – sorted by Relevance.

Order by: Citations | Year (Descending) | Year (Ascending) | Recency

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB

1 documents found, showing 1 through 1.

Analysis and Design of Transient-Error-Tolerant Nanometer Circuits and Systems
by Chong Zhao, Chung-kuan Cheng, Rajesh Gupta, Bill Lin, Curt Schurgers, Sujit Dey Chair — 2007
… Robustness Insertion for Optimal Noise-Tolerance Enhancement in VLSI Circuits," in Proceedings of 42nd Design…
Add To MetaCart

Showing 1 through 1.

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB