MetaCart Sign in to MyCiteSeerX

Documents
Authors
Tables !

Searching for "Comments on "The Anomalous Behavior of Flip-Flops in Synchronizer Circuits"." – sorted by Relevance.

Order by: Citations | Year (Descending) | Year (Ascending) | Recency

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB

370,254 documents found, showing 1 through 10. Next 10 →

ATOM

How Fast Will the Flip Flop?
by Mark R. Greenstreet, Peter Cahoon — 1994 — In Proceedings of the 1994 International Symposium on Advanced Research in Asynchronous Circuits and Systems
…How Fast Will the Flip Flop? Mark R. Greenstreet and Peter Cahoon Department of Computer Science…
Cited by 3 (2 self) – Add To MetaCart

Storage Optimization by Replacing Some Flip-Flops with Latches
by Tsung-Yi Wu, Youn-Long Lin — 1996
… synchronous sequential circuit is synthesized, storage units are implemented in either edgetriggered flip-flops…
Cited by 2 (0 self) – Add To MetaCart

Individual Flip-Flops with Gated Clocks for Low Power Datapaths
by Tomas Lang Enric, Low Power Datapaths — 1997
… in which individual flip-flops are activated/deactivated according to their local behavior. Flip-flop…
Add To MetaCart

Activity-Sensitive Flip-Flop and Latch Selection for Reduced Energy
by Seongmoo Heo, Ronny Krashinsky, Krste Asanovic — 2001 — In 19th Conference on Advanced Research in VLSI
… In order to characterize the behavior of the flip-flops and latches in the CPU datapath, we simulated…
Cited by 12 (5 self) – Add To MetaCart

Dynamic Flip-Flop with Improved Power
by Nikola Nedovic — 2000 — Proceedings of the IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD’00
… with Scaled Voltage Supply the circuit. Figure 5 shows behavior of both proposed flip-flop and SDFF when…
Cited by 4 (3 self) – Add To MetaCart

Load-Sensitive Flip-Flop Characterization
by Seongmoo Heo And, Seongmoo Heo, Krste Asanović — 2001 — in IEEE Workshop on VLSI
…-min is larger than 3.5 ns. The delay of a flip-flop circuit has two components, the intrinsic…
Add To MetaCart

ATPG for Scan Chain Latches and Flip-Flops
by Samy Makar, E. McCluskey — 1997
… elements (latches and flip-flops) in scan chain circuits is presented. In this approach, we generate test…
Cited by 3 (2 self) – Add To MetaCart

❚ Gate/FlipFlop
by Gate/flipflop Cell Register
… or Flip-Flop to be recursive algorithm equiv. ❚ Latch Recursive (NO Good*) Behavior q <= a NAND q…
Add To MetaCart

Flip-Flop Insertion with Shifted-Phase Clocks for FPGA Power Reduction
by Hyeonmin Lim, Kyungsoo Lee, Youngjin Cho, Naehyuck Chang
…-degree clock for the new flip-flops, and thus alters the original pipeline structure and synchronization…
Add To MetaCart

Comparative Analysis of Master-Slave Latches and Flip-Flops for High-Performance and Low
by Vladimir Stojanovic, Vojin G. Oklobdzija — 1999 — IEEE Journal of Solid-State Circuits
… in the circuit. This STOJANOVIC AND OKLOBDZIJA: MASTER–SLAVE AND FLIP-FLOP LATCHES 537 Fig. 2. Sources…
Cited by 55 (11 self) – Add To MetaCart

Showing 1 through 10. Next 10 →

ATOM

Try your query at: Scholar | Yahoo! | Ask | MS Live | CSB