Searching for "Combining ATPG and Symbolic Simulation for Efficient Validation of Embedded Array Systems." – sorted by Relevance.

Order by: Citations | Year (Descending) | Year (Ascending) | Recency

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB

1 documents found, showing 1 through 1.

Combining ATPG and symbolic simulation for efficient validation of embedded array systems
by Ganapathy Parthasarathy, Madhu K. Iyer, Tao Feng, Li-c. Wang, Kwang-ting (tim Cheng, Magdy S. Abadir — 2002 — International Test Conference (ITC ’02), October
…Combining ATPG and Symbolic Simulation for Efficient Validation of Embedded Array Systems…
Cited by 1 (0 self) – Add To MetaCart

Showing 1 through 1.

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB