Searching for authors named "Chung Hsu" – sorted by Relevance.
-
A 33-mW 12-Bit 100-MHz Sample-and-Hold Amplifier
- loads, the settling time in the hold V in SHA fs MUX Fig. 1. Time-interleaved ADC. Cheng-Chung Hsu
- Add To MetaCart

