Searching for authors named "Charles Lefurgy" – sorted by Relevance.
-
Code Compression for DSP
- Previous works have proposed adding compression techniques to a variety of architectural styles to reduce instruction memory requirements. It is not immediately clear how these results apply to DSP architectures. DSP instructions are longer and have potentially greater variation which can decrease c
- Cited by 4 (0 self) – Add To MetaCart
-
On Evaluating Request-Distribution Schemes for Saving Energy in Server Clusters
- Power-performance optimization is a relatively new problem area particularly in the context of server clusters. Poweraware request distribution is a method of scheduling service requests among servers in a cluster so that energy consumption is minimized, while maintaining a particular level of perfo
- Cited by 31 (1 self) – Add To MetaCart
-
Evaluation of a High Performance Code Compression Method
- Compressing the instructions of an embedded program is important for cost-sensitive lowpower control-oriented embedded computing. A number of compression schemes have been proposed to reduce program size. However, the increased instruction density has an accompanying performance cost because the ins
- Cited by 13 (0 self) – Add To MetaCart
-
Improving Code Density Using Compression Techniques
- We propose a method for compressing programs in embedded processors where instruction memory size dominates cost. A post-compilation analyzer examines a program and replaces common sequences of instructions with a single instruction codeword. A microprocessor executes the compressed instruction sequ
- Cited by 83 (4 self) – Add To MetaCart
-
Managing peak system-level power with feedback control
- been issued as a Research Report for early dissemination of its contents. In view of the transfer of copyright to the outside publisher, its distribution outside of IBM prior to publication should be limited to peer communications and specific requests. After outside publication, requests should be
- Cited by 3 (3 self) – Add To MetaCart
-
Efficient Execution of Compressed Programs
- Code compression is the technique of using data compression to reduce the program memory size for memory-limited, embedded computers. For system-on-a-chip designs, this reduces the system die area which lowers die cost. After compilation, the binary (native code) program is compressed and stored in
- Cited by 9 (0 self) – Add To MetaCart
-
Server-level power control
- Abstract-- We present a technique that controls the peak power consumption of a high-density server by implementing a feedback controller that uses precise, system-level power measurement to periodically select the highest performance state while keeping the system within a fixed power constraint. A
- Cited by 10 (4 self) – Add To MetaCart
-
Improving Code Density Using Compression Techniques
- We propose a method for compressing programs in embedded processors where instruction memory size dominates cost. A post-compilation analyzer examines a program and replaces common sequences of instructions with a single instruction codeword. A microprocessor executes the compressed instruction sequ
- Add To MetaCart
-
Space-efficient Executable Program
- Contents Table of Contents ii List of Tables iii List of Figures iv Chapter 1 Introduction 1 1.1 Data compression 2 1.2 Text compression 3 1.3 Repetition in object code 4 1.4 Organization 5 Chapter 2 Background 6 2.1 Improved encodings for native instructions 7 2.2 Interpreted programs 8 2.3 Freque
- Add To MetaCart
-
On-chip MRAM as a High-Bandwidth, Low-Latency Replacement for DRAM Physical Memories
- Impediments to main memory performance have traditionally been due to the divergence in processor versus memory speed and the pin bandwidth limitations of modern packaging technologies. In this paper we evaluate a magneto-resistive memory (MRAM)-based hierarchy to address these future constraints. M
- Cited by 3 (0 self) – Add To MetaCart

