Searching for "Area Optimizations for Dual-Rail Circuits Using Relative-Timing Analysis." – sorted by Relevance.

Order by: Citations | Year (Descending) | Year (Ascending) | Recency

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB

1 documents found, showing 1 through 1.

Thesis: A Compiler Framework for Mapping Applications to a Coarse-grained Reconfigurable Architecture
by Girish Venkataramani, Advisor Seth, C. Goldstein, Advisor Walid Najjar — 2000
… for Dual-Rail Circuits using Relative Timing Analysis. In IEEE Intl. Symp. on Async. Circuits and Systems…
Add To MetaCart

Showing 1 through 1.

Try your query at: Scholar | Yahoo! | Ask | MS Live | CSB