Searching for "Architectural Optimization for a 1.82Gbits/sec VLSI Implementation of the AES Rijndael Algorithm." – sorted by Relevance.

Order by: Citations | Year (Descending) | Year (Ascending) | Recency

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB

2 documents found, showing 1 through 2.

Architectural Optimization for a 1.82Gbits/sec VLSI
by Henry Kuo, Ingrid Verbauwhede — 2001 — Implementation of the AES Rijndael Algorithm, CHES 2001, LNCS 2162
…Architectural Optimization for a 1.82Gbits/sec VLSI Implementation of the AES Rijndael Algorithm…
Cited by 12 (1 self) – Add To MetaCart

K. Ko, D. Naccache, and C. Paar (Eds.): CHES 2001, LNCS 2162, pp. 51--64, 2001.
by Springer-Verlag Berlin Heidelberg, Henry Kuo, Ingrid Verbauwhede — 2001 — Implementation of the AES Rijndael Algorithm, CHES 2001, LNCS 2162
…Architectural Optimization for a 1.82Gbits/sec VLSI Implementation of the AES Rijndael Algorithm…
Add To MetaCart

Showing 1 through 2.

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB