Searching for "AWafer-Level Defect Screening Technique to Reduce Test and Packaging Costs for "Big-D/Small-A" Mixed-Signal SoCs." – sorted by Relevance.
13 documents found, showing 1 through 10.
Next 10 →
-
An Area Efficient Mixed-Signal Test Architecture for Systems-on-a-Chip
- …. We present a new mixed-signal SoC test architecture, which uses the circuit components along…
- Add To MetaCart
-
IEEE 2005 CUSTOM INTEGRATED CIRCUITS CONFERENCE Efficient Analytical Modeling Techniques for Rapid
- … spiral inductors continues to hinder the development of mixed-signal system-on-chip (SoC) analog circuits…
- Add To MetaCart
-
How to Make Efficient Communication, Collaboration, and Optimization from System to Chip Categories & Subject Descriptors: B.7.0 General Terms: Design
- … in mixed signal SoC is a digital calibration. Analog has an essential tradeoff between accuracy and area…
- Add To MetaCart
-
A Mixed-Signal Design Reuse Methodology Based on Parametric Behavioural Models with Non
- …-on-Chip (SoC) designs incorporate an increasing number of mixed-signal components. Design reuse techniques…
- Cited by 4 (0 self) – Add To MetaCart
-
PROGRAMMABLE SYSTEM ON CHIP APPLIED TO LOW FREQUENCY RFID INTERROGATION
- … signal Systems on Chip (SoC), however, are gaining popularity in addressing a wide variety of user…
- Add To MetaCart
-
A Case Study of Synthesis for Industrial-Scale Analog IP: Redesign of the Equalizer/Filter Frontend
- … side of mixed-signal SoCs often comprises more Permission to make digital/hardcopy of all or part…
- Cited by 4 (2 self) – Add To MetaCart
-
Built-in Self-Calibration of On-chip DAC and ADC
- … in mixed-signal SoC usually include resolution, linearity, and converting speed at reasonable cost…
- Add To MetaCart
-
Teaching Top Down Design of Analog/Mixed Signal ICs Through Design Projects
- … etc. The course Integrated A/D and D/A Converters cover data converters, mixed level modeling…
- Add To MetaCart
-
Test infrastructure design for mixed-signal SOCs with wrapped analog cores
- … exclusively on digital cores. We propose a low-cost test development methodology for mixed-signal SOCs…
- Cited by 1 (0 self) – Add To MetaCart
-
Compact, Low Power Wireless Sensor Network System for Line Crossing Recognition
- … streamlined ASIC implementation of the mixed-signal SoC. REFERENCES …
- Cited by 2 (1 self) – Add To MetaCart
Showing 1 through 10.
Next 10 →
