Searching for "A power aware system level interconnect design methodology for latency-insensitive systems." – sorted by Relevance.

Order by: Citations | Year (Descending) | Year (Ascending) | Recency

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB

1 documents found, showing 1 through 1.

A power aware system level interconnect design methodology for latency insensitive systems
by Vikas Ch, Herman Schmit — 2004 — in Proc. ICCAD
…ABSTRACT A Power Aware System Level Interconnect Design Methodology for Latency-Insensitive…
Cited by 2 (0 self) – Add To MetaCart

Showing 1 through 1.

Try your query at: Scholar | Yahoo! | Ask | MS Live | CSB