Searching for "A hybrid design-time/run-time scheduling flow to minimise the reconfiguration overhead of FPGAs." – sorted by Relevance.

Order by: Citations | Year (Descending) | Year (Ascending) | Recency

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB