Searching for "A hierarchical modeling framework for on-chip communication architectures." – sorted by Relevance.

Order by: Citations | Year (Descending) | Year (Ascending) | Recency

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB

1 documents found, showing 1 through 1.

Integrated Modeling and Generation of a Reconfigurable Network-on-Chip
by Doris Ching, Patrick Schaumont, Ingrid Verbauwhede — 2004 — In Proceedings of the 18th IEEE International Parallel and Distributed Processing Symposium (IPDPS 2004
… hierarchical modeling framework for an on-chip communication architecture using the Liberty Simulation…
Cited by 4 (2 self) – Add To MetaCart

Showing 1 through 1.

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB