Searching for "A Two-Level Reconfigurable Architecture for Digital Signal Processing." – sorted by Relevance.

Order by: Citations | Year (Descending) | Year (Ascending) | Recency

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB

2 documents found, showing 1 through 2.

Abstract A TWO-LEVEL RECONFIGURABLE ARCHITECTURE FOR DIGITAL SIGNAL PROCESSING
by unknown authors
…Abstract A TWO-LEVEL RECONFIGURABLE ARCHITECTURE FOR DIGITAL SIGNAL PROCESSING This paper…
Add To MetaCart

A two-level reconfigurable architecture for digital signal processing
by Mitchell J. Myjak, José G. Delgado-frias, Senior Member — 2003 — in Proc. 2003 International Conference on VLSI, Las Vegas, NV
… hardware has become a well-accepted option for implementing digital signal processing (DSP). Traditional…
Cited by 6 (4 self) – Add To MetaCart

Showing 1 through 2.

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB