Searching for "A Power Minimization Technique for Arithmetic Circuits by Cell Selection." – sorted by Relevance.

Order by: Citations | Year (Descending) | Year (Ascending) | Recency

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB

1 documents found, showing 1 through 1.

A Power Minimization Technique for Arithmetic Circuits by Cell Selection Masanori Muroyama
by Masanori Muroyama, Tohru Ishihara Akihiko, Akihiko Hyodo, Hiroto Yasuura
…A Power Minimization Technique for Arithmetic Circuits by Cell Selection Masanori Muroyama…
Add To MetaCart

Showing 1 through 1.

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB