Searching for "A New Simultaneous Circuit Partitioning and Chip Placement Approach Based on Simulated Annealing." – sorted by Relevance.

Order by: Citations | Year (Descending) | Year (Ascending) | Recency

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB

1 documents found, showing 1 through 1.

[190] H. Yang and D. F. Wong. Efficient network flow based min-cut balanced partitioning. In
by Proc Ieee, Y. Saab, V. Rao, Fast Ieee, Trans Computeraided
… circuit partitioning and chip placement approach based on simulated annealing. In Proc. ACM/IEEE Design…
Add To MetaCart

Showing 1 through 1.

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB