Searching for "A Method of Verification in Design." – sorted by Relevance.

Order by: Citations | Year (Descending) | Year (Ascending) | Recency

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB

2 documents found, showing 1 through 2.

A Method of Verification in Design: an operating system case study
by John A. Keane, Walter Hussak
…A Method of Veri cation in Design: an operating system case study Abstract John A. Keane Walter…
Add To MetaCart

Verification of UML Statechart Models of Embedded Systems
by Adám Darvas, István Majzik, Balzs Beny — 2002 — In Proc. 5th IEEE Design and Diagnostics of Electronic Circuits and Systems Workshop (DDECS 2002), IEEE Computer Society TTTC
… a method for verification of UML statechart models generated in the development process of embedded…
Cited by 1 (0 self) – Add To MetaCart

Showing 1 through 2.

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB