Searching for "A Medium-Grain Reconfigurable Architecture for DSP VLSI Design, Benchmark Mapping, and Performance." – sorted by Relevance.

Order by: Citations | Year (Descending) | Year (Ascending) | Recency

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB

1 documents found, showing 1 through 1.

A two-level reconfigurable architecture for digital signal processing
by Mitchell J. Myjak, José G. Delgado-frias, Senior Member — 2003 — in Proc. 2003 International Conference on VLSI, Las Vegas, NV
… A Medium-Grain Reconfigurable Architecture for DSP: VLSI Design, Benchmark Mapping, and Performance…
Cited by 6 (4 self) – Add To MetaCart

Showing 1 through 1.

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB